


VERIFYING METHOD FOR LOGICAL CIRCUIT, LOGICAL DESIGN SUPPORTING DEVICE AND LOGICAL CIRCUIT VERIFYING SYSTEM

Patent number: JP9128411
Publication date: 1997-05-16
Inventor: ARAI YOSHIHIRO; SAKAKIBARA SATORU;
 WATANABE TAKEHISA; KAWAMURA TOSHIAKI;
 ISHIBASHI YASUO
Applicant: HITACHI LTD.; HITACHI PROCESS COMPUTER ENG
Classification:
 - international: G06F17/50
 - european:
Application number: JP19950283154 19951031
Priority number(s): JP19950283154 19951031

Report a data error here

Abstract of JP9128411

PROBLEM TO BE SOLVED: To facilitate the test data preparing operation of logical verification in logical verification operation at the logical designing step of a printed circuit and LSI. **SOLUTION:** A time chart input part 300 fetches the time chart of plural signal waveforms and a waveform data processing part 410 stores element data such as time specifying data and a condition specifying data, which are obtained by element-analyzing data including a condition showing the changing point of each signal waveform and timing condition, in a waveform data table 420 by the kind of operation data. On the other hand, a description data master format is fetched by the kind of operation data from an operation for logical verification describing data grammar specification 800, and an operation description data preparing part 440 automatically generates operation description data in accordance with a master format based on each element data.



Data supplied from the esp@cenet database - Worldwide

